UK Patent Application (19) GB (11) 2 345 369 (13) A

(43) Date of A Publication 05.07.2000

- (21) Application No 0008387.3
- (22) Date of Filing 17.01.1997

Date Lodged 05.04.2000

- (30) Priority Data
 - (31) 08598766
- (32) 09.02.1996 (33) US
- (62) Divided from Application No 9700952.8 under Section 15(4) of the Patents Act 1977
- (71): Applicant(s)
 Hewlett-Packard Company
 (Incorporated in USA Delaware)
 3000 Hanover Street, Palo Alto, California 94304,
 United States of America
- (72) Inventor(s)
 Alireza S. Kaviani

- (51) INT CL⁷
 G06F 17/50 // H03K 19/177
- (52) UK CL (Edition R.)
 G4H HU H13D
- (56) Documents Cited GB 2305528 A
- (58) Field of Search
 UK CL (Edition R.) G4H HU
 INT CL⁷ G06F, H03K
- (74) Agent and/or Address for Service
 Corpmeds & Rensford
 43 Bloomsbury Square, LONDON, WC1A 2RA,
 United Kingdom

(54) Abstract Title Implementing logic circuits

(57) A programmable monolithic Integrated logic circuit includes look up table circuits and programmable logic array-like circuits. The integrated circuit can include a first number of the look up tables and a second number of the programmable logic array-like circuits and where the first and second numbers are related by a ratio of between 0.25:1 and 6:1, between 1:1 and 5:1, or about 4:1. The programmable logic array-like circuits can each include at least 10,000 or 50,000 equivalent two-input NAND gates and the look up tables and the programmable logic array-like circuits can each comprise static random access cells. A method of implementing a logic circuit includes reading a netlist that Includes a plurality of subnets, determining the suitability of ones of the subnets to being implemented with look up tables and with programmable logic array-like circuits, and determining whether to Implement each subnet with a look up table or a programmable logic array-like circuit based on results of the step of determining. Based on the steps of determining, the method implements a first subnet of the plurality of subnets with look up table circuits and a second subset of the plurality of subnets with programmable logic array-like circuits.








FIG. 6


GB 2 345 369 /














F1G. 5

(::




FIG. 6

:' .: .

